

## CLAIMS

What is claimed is:

- 1           1. A digital signal processing system, comprising:  
2           at least one shared component;  
3           a plurality of processor subsystems that share said shared component; and  
4           a clock tree configured to provide a clock signal to said shared component, wherein  
5                 the clock signal is disabled only if each of the plurality of processor  
6                 subsystems disables the shared component.
- 1           2. The system of claim 1, wherein the plurality of processor subsystems, the shared  
2           component, and the clock tree are fabricated on a single chip.
- 1           3. The system of claim 1, wherein the shared component comprises a shared  
2           program memory.
- 1           4. The system of claim 1, wherein the shared component comprises an external  
2           input/output port (XPORT) arbiter.
- 1           5. The system of claim 4, wherein each of the plurality of processor subsystems  
2           includes a processor core having an external input/output port (XPORT) interface coupled  
3           to an external input/output port (XPORT).
- 1           6. The system of claim 5, wherein the clock tree supplies a corresponding processor  
2           clock signal to each of the processor cores, and wherein the clock tree is configured to  
3           separately and independently disable the processor cores by suspension of the  
4           corresponding processor clock signal from the clock tree.
- 1           7. The system of claim 6, wherein the processor clock signals are distinct from the  
2           clock signal to the shared component, and wherein the XPORT interfaces each receive the  
3           clock signal to the shared component.

1           8. The system of claim 7, wherein the XPORT arbiter is coupled to each of the  
2 XPORT interfaces and is configured to assert a hold signal to the XPORT interfaces when  
3 another component requests access to the XPORT, wherein the XPORT arbiter requires an  
4 assertion of a hold acknowledge signal from each of the XPORT interfaces before granting  
5 the requested XPORT access.

1           9. The system of claim 1, wherein the clock tree includes a register having a  
2 plurality of enablement bits, each of said enablement bits configured to enable a  
3 corresponding one of a plurality of clock signals when asserted, wherein said plurality of  
4 clock signals are coupled to a corresponding plurality of processor subsystems.

1           10. The system of claim 9, wherein the clock tree further includes a clock gate for  
2 each of the plurality of clock signals, wherein said each clock gate is at least one of said  
3 plurality of enablement bits from said register.

1           11. The system of claim 10, wherein the clock tree further includes a logic gate  
2 coupled to each of the shared component enablement bits and to one of said clock gates,  
3 wherein the logic gate is configured to assert a gate signal to said one of said clock gates  
4 for the shared component clock if at least one shared component enablement bit is asserted.

1           12. The system of claim 11, wherein said clock gates each comprise gated inverting  
2 buffers, and said logic gates comprise logical OR gates.

1           13. The system of claim 11, wherein said logic gates de-assert the gate signal to the  
2 corresponding clock gate if none of the shared component enablement bits are asserted.

1           14. A method of providing a clock signal to a shared component shared by a  
2 plurality of subsystems, wherein the method comprises:  
3           generating a clock signal; and  
4           passing the clock signal to the shared component only if at least one of the  
5           subsystems has not de-asserted a shared component enablement bit.

1           15. The method of claim 14, further comprising:  
2           blocking the clock signal to the shared component only if each of the plurality of  
3           subsystems has de-asserted a corresponding shared component enablement  
4           bit.

1           16. The method of claim 14, wherein the plurality of subsystems and the shared  
2           component are fabricated on a single chip.

1           17. The method of claim 14, wherein the shared component comprises a shared  
2           program memory.

1           18. The method of claim 14, wherein the shared component comprises an external  
2           input/output port arbiter.

1           19. A digital signal processing chip that comprises:  
2           an external input/output port (XPORT);  
3           an external input/output port (XPORT) arbiter;  
4           a plurality of processor cores configured to access the XPORT, wherein each of the  
5           plurality of processor cores includes an XPORT interface coupled to the  
6           XPORT arbiter; and  
7           a clock tree configured to provide a clock signal to the XPORT arbiter and the  
8           XPORT interfaces, wherein the clock tree is configured to disable the clock  
9           signal if each of the plurality of processor cores de-asserts a respective  
10          peripheral enablement bit.

1           20. The chip of claim 19, wherein the clock tree includes a register having said  
2           respective enablement bits, wherein the clock tree further includes a logic gate coupled to  
3           each of the respective enablement bits and configured to assert a gate signal only if at least  
4           one shared component enablement bit is asserted.

1           21. The chip of claim 20, wherein the clock tree further includes a clock gate  
2 coupled to the logic gate to receive the gate signal, wherein the logic gate is configured to  
3 block the clock signal only if the gate signal is de-asserted.

1           22. The chip of claim 19, wherein the clock tree further provides processor clock  
2 signals distinct from the clock signal to the XPORT arbiter that are configured to be  
3 independently blocked and passed.